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A B STR A C T
Performance Analysis of Error Detection and Correction Codes for Wireless Sensor
Networks
by
G opinath B alakrishnan
D r. Mei Y ang, Exam ination  C om m ittee Chair 
A ssistant Professor in D epartm ent o f E lectrical and C om puter Engineering 
U niversity o f  N evada, Las V egas
Recent advances in w ireless com m unications and electronics have enabled the 
developm ent o f low -cost, low -pow er, self-organizational, m ultifunctional wireless sensor  
networks. W ireless sensor netw orks can be applied  to a w ide range o f application areas 
including heath, m ilitary  and hom eland security, environm ent, industry and com m ercial, 
and hom e. A  typical w ireless sensor netw ork  consists o f one or m ore sink nodes and a 
large num ber o f sensor nodes scattered in a sensor field. Each o f these sensor nodes is 
capable to collect the data and relay the data back to the sink through a m ulti-hop 
architecture. The key challenge in sensor netw orks is to overcom e the energy constrain t 
since each sensor node has lim ited pow er. H ence, it is im portant to m inim ize the energy 
used to transm it packets over w ireless links.
The data transm itted from  the sensor nodes are vulnerable to be corrupted by errors 
induced by noisy  channels and other factors. H ence it is necessary to provide a proper 
error control schem e to reduce the bit e rro r rate  (BER ) to a desired level w ithout 
sacrificing other perform ance. E nergy requ ired  for error control code has a direct im pact
111
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
on ba tte ry  pow er consum ption. Since high error rates are inevitable in the w ireless 
env ironm ent, energy efficient error detection and correction schem e is vital in w ireless 
sensor netw orks. H ow ever, in the literature, lim ited w ork has been focused on the study 
o f energy  efficien t error control scheme.
T his thesis is focused on energy-efficient error detection and correction schem es for 
w ireless sensor netw orks. A com plete study o f  energy consum ption and error control 
perform ance o f various error detection and correction codes is conducted. In detail, error 
control codes w ith different constraints are im plem ented and sim ulated using hardw are 
description language. Im plem entation on A pplication Specific Integrated C ircuits (ASIC) 
design and F ield  Program m able G ate Array (FPGA ) is carried  out and the energy 
consum ption is m easured. The error control perform ance o f these codes is evaluated in 
term s o f  B it E rro r Rate (BER) by transm itting  random ly generated data through a 
G aussian channel. B ased on the study and com parison o f the three different error control 
codes, w e identify  that binary-B C H  codes w ith A SIC  im plem entation are best suitable for 
w ireless sensor netw orks.
IV
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
TABLE OF CONTENTS
A B ST R A C T............................................................................................................................................... iii
LIST  O F F IG U R E S .................................................................................................................................vi
LIST O F T A B L E S .................................................................................................................................. vii
A C K N O W L E D G E M E N T S................................................................................................................viii
CH A PTER I IN T R O D U C T IO N ........................................................................................................ I
1.1 W ireless Sensor N e tw o rk s ......................................................................................................2
1.2 Com ponents o f Sensor N o d e s ................................................................................................3
1.3 A pplication o f Sensor N e tw o rk s ...........................................................................................5
1.4 Protocol Stack o f W ireless Sensor N e tw ork .....................................................................6
1.5 D ifference betw een Sensor N etw orks and Ad-Hoc N e tw o rk s ................................... 8
1.6 Challenges in W ireless Sensor N e tw o rk s ........................................................................10
1.7 Research In te re s ts ................................................................................................................... 12
1.8 Contribution and O verview  o f  the T h e s is ........................................................................13
CH A PTER 2 B A C K G R O U N D .........................................................................................................15
2.1 Types o f E rro r Control C o d e s ............................................................................................. 17
2.2 B inary P rim itive BCH  C odes.............................................................................................. 20
2.3 Reed-Solom on C odes.............................................................................................................28
2.4 Convolutional C odes.............................................................................................................. 31
2.5 Related W o rk ........................................................................................................................... 35
2.6 S um m ary ....................................................................................................................................36
CH A PTER 3 M E T H O D O L O G Y .....................................................................................................37
3.1 W hy BCH, RS and C onvolutional C o d e s? .....................................................................38
3.2 Im plem entation o f C o d es ......................................................................................................38
3.3 Perform ance M e asu re ........................................................................................................... 40
3.4 Pow er Estim ation in FPG A  D e s ig n ..................................................................................43
3.5 Pow er Estim ation in ASIC D e s ig n ...................................................................................46
3.6 S um m ary ................................................................................................................................... 47
CH APTER 4 RESU LTS AND D IS C U S S IO N ............................................................................ 48
4.1 Code Perform ance...................................................................................................................48
4.1.1 BC H  C o d e s .......................................................................................................................... 49
4.1.2 RS C odes............................................................................................................................... 51
4.1.3 Convolutional C odes..........................................................................................................55
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
4.2 Pow er Estim ation on FPG A  D e s ig n ................................................................................ 57
4.3 Pow er Estim ation on A SIC D esign ...................................................................................60
4.4 Pow er Analysis in Sensor N o d e s ...................................................................................... 62
4.5 D iscussion .................................................................................................................................. 65
CH A PTER 5 C O N C L U S IO N S ...................................................................................................... 6 6
5.1 Future W o rk .............................................................................................................................67
B IB L IO G R A PH Y ................................................................................................................................... 6 8
V IT A ............................................................................................................................................................75
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
LIST OF FIGURES
Figure 1.1 W ireless Sensor N e tw o rk ...............................................................................................2
Figure 1.2 B lock D iagram  of W ireless Sensor N ode ..................................................................4
F igure 1.3 T he Sensor N etw orks Protocol S ta ck .........................................................................7
Figure 2.1 D igital C om m unication S ystem s............................................................................... 16
Figure 2.2 Types o f E rro r C ontrol S ch em es ............................................................................... 18
F igure 2.3 The B C H  e n co d er...........................................................................................................22
Figure 2.4 B lock D iagram  of a B C H  D ecoder........................................................................... 23
Figure 2.5 T he Circuit fo r C om puting Syndrom e..................................................................... 24
Figure 2.6 Second M ethod for C om puting S3 , m = 4 ................................................................ 25
Figure 2.7 C hien’s Search C ircu it..................................................................................................28
Figure 2.8 B lock D iagram  o f RS D eco d er.................................................................................. 31
Figure 2.9 Convolutional E ncoder o f Rate V2 and m = 3 .......................................................... 32
Figure 2.10 B lock D iagram  o f V itterbi D e c o d e r .........................................................................34
Figure 2.11 Trellis D iagram  for C ode Rate V2 ............................................................................. 35
Figure 3.1 D esign Flow  in X P o w e r.............................................................................................. 44
Figure 3.2 D esign F low  in D esign C o m p ile r............................................................................. 46
Figure 4.1 BER Perform ance o f (31,11,5), (31,16,3), (31,21,2) and (31,26,1) B inary-
B C H  C o d e s ........................................................................................................................50
Figure 4.2 BER Perform ance o f (31,11,5) and (15,11,1) B inary-B C H  C o d es ................51
Figure 4.3 BER Perform ance o f (31,11,10), (31,15,8), (31,21,5) and (31,25,3) RS
C odes....................................................................................................................................52
Figure 4.4 BER Perform ance o f (31,11,10) and (15,11,2) RS C odes................................ 53
Figure 4.5 C om parison o f RS and B C H  C o d e s ........................................................................ 54
Figure 4.6 BER Perform ance o f (2,1,3), (2,1,4), (2,1,5) and (2,1,6) Convolutional
C odes....................................................................................................................................55
Figure 4.7 Com parison o f C onvolutional and B C H  C o d e s .................................................. 56
Figure 4.8 C om plexity  P lo ts ........................................................................................................... 58
Figure 4.9 Pow er Consum ption in FPG A  D esign ............................................................... 60
Figure 4.10 Pow er Consum ption in A SIC  D esig n ................................................................ 62
Figure 4.11 Pow er C onsum ption in Sensor N ode for C oded and Uncoded C h an n e l 64
Figure 4.12 Pow er C onsum ption in T ransceiver and E rror C ontrol U n it...................... 64
Vll
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
A C K N O W LED G EM EN TS
I w ould like to acknow ledge the im m ense assistance and m oral support provided by 
m y advisor, D r. M ei Y ang during the course o f m y m asters program  at the U niversity of 
Nevada, Las Vegas. The guidance provided by  her in steering this research project from  
concept to com pletion has been invaluable.
I w ould like to thank Dr. Y ingtao Jiang, Dr. M uthukum ar V enkatesan and Dr. 
Yoohw an Kin for their direct and indirect support throughout this investigation.
It is im portant to m ention the m oral support o f m y im m ediate fam ily including m y 
parents, M rs. B uvanesw ari and M r. B alakrishnan, m y bro ther C handram ouli, m y aunt and 
uncle M rs. D evaki and M r. N eelakrishnan and m y cousins Shankar and Sangeetha. They 
were available for me at all tim es. B ut for their constant m otivation, it w ould have been 
im possible for m e to get this far in life.
I w ould like to acknow ledge the help o f m y friends V ikram  M arthandam  and 
U ttham an Thirunavukkarasu, w hose help and advice has alw ays been an invaluable 
source o f m otivation fo r me.
Finally I w ould like to thank the D epartm ent o f  E lectrical and C om puter Engineering 
at the U niversity o f N evada, Las V egas fo r g iving m e an opportunity  to  pursue m y 
m asters’ degree.
Vlll
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
C H A PT ER  1 
IN TR O D U C TIO N
Recent advances in w ireless com m unications and electronics have facilitated  the 
developm ent o f low -cost, low -pow er, sm all-size, and m ultifunctional w ireless sensor 
nodes that com m unicate in short distances [1]. These m iniature sensor nodes, which 
consist o f sensing, data processing, and com m unicating com ponents, have led to  the 
em ergence and deploym ent of wireless sensor networks. The low -cost, rapid deploym ent, 
ability o f self-organization and cooperative data-processing, have m ade w ireless sensor 
netw orks a practical solution for a w ide range o f application areas, including m ilitary and 
hom eland security, health, environm ent, industry  and com m ercial, and hom e.
The m ost significant challenge in sensor netw orks is to overcom e the energy 
constraints since each sensor node has lim ited energy to consum e. This thesis is focused 
on the study o f energy-efficient error control schem es for w ireless sensor netw orks. This 
chapter introduces the background o f this study and gives the outline o f the thesis. First, 
an introduction o f w ireless sensor netw orks and the com ponents in the sensor nodes is 
given. N ext, the applications o f w ireless sensor netw orks are addressed. A fter that, we 
discuss the protocol stack for w ireless sensor netw orks fo llow ed by the discussion of the 
difference betw een the traditional w ireless netw orks and w ireless sensor netw orks. Then,
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challenges in the design o f w ireless sensor netw orks are addresses. At the end o f this 
chapter, w e discuss the m otivation fo r th is study follow ed by an outline o f the thesis.
1.1 W ireless Sensor Networks
A  w ireless sensor netw ork is com posed o f a large num ber o f  sensor nodes that are 
random ly scattered in the sensor field as shown in the F igure 1.1 [1]. These sensor nodes 
are connected to each other through w ireless m edium , typically  radio frequency (RF) 
channels. These sensor nodes are capable o f sensing, processing and relaying the sensed 
data w ith in  their peers or directly to  the sink node. The relay path from  a sensor node to 
the sink node can be either single-hop o r m ulti-hop. A m ulti-hop path consists o f m ultiple 
forw arding sensor nodes betw een the source and destination nodes. All the data gathered 
by the sensors are collected by the sink nodes. A  wireless sensor netw ork m ay contain 
one or m ore sink nodes. The sink node accesses the task  m anager node through the 
internet or satellite.
In ternet anc 
satellite
Sink
T ask  m an ag er 
node
S en so r
nodes
S e n so r
field
Figure 1.1 W ireless S ensor N etw ork
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A typical application o f w ireless sensor netw orks is surveillance and m onitoring 
w here a large num ber o f m iniature sensor nodes are densely deployed in the vicinity o f 
the phenom enon. To allow random  deploym ent in inaccessible terrains or d isaster relief 
operations [1], the position o f sensor nodes should not to be predeterm ined. This requires 
the sensor netw orks are self o rganizing in nature. The o ther im portant feature is the 
cooperative effort o f the sensor nodes. R ather than transm itting raw  sensed data to  nodes 
responsible fo r data aggregation, the sensor nodes can carry out sim ple processing and 
transm it the partially  processed data  required  by  other nodes. The low -cost o f w ireless 
sensor nodes allows for dense deploym ent o f sensor nodes, w hich aids in sensing 
accurate data over a large geographical area. These unique features of w ireless sensor 
netw orks m ake it possible to build  large-scale, m aintenance-free and fault-tolerant 
netw orks.
1.2 C om ponents o f Sensor N ode
As shown in F igure 1.2, a sensor node integrates a pow er unit, a sensing unit, a 
processing unit, and a transceiver unit. Som e application-specific com ponents such as a 
position finding system , a m obilizer, and pow er scavenging units m ay be included. The 
heart o f the sensor node is the sensing unit which com m only incorporates sensors and 
analog-to-digital converters (A D C s). T he analog signals produced by the sensor in 
response to the environm ental changes are converted to digital signals by the AD Cs, 
which are processed by the processing  unit. The processing unit, which generally  has a 
small storage unit for tem porary data storage, perform s data processing data and task 
m anagem ent. The transceiver unit transm its the processed data to the other sensor nodes
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through the w ireless m edium . The pow er unit is one o f the m ost im portant com ponents. 
In some applications, once the sensor nodes are deployed  in the sensor field, it is difficult 
to recharge or replace the battery. To keep the sensor node running over the period o f 
tim e, pow er units m ay be supported by pow er scavenging units like solar cells.
Som e applications require accurate position inform ation o f  the sensor nodes. For 
these applications, position finding system  is included in the sensor node. M obilizer is 
added in applications that dem and the m ovem ent o f the sensor nodes with respect to each 
other or with the sink.
Position finding systen-
Sensing unit
Mobilizer
Processing unit /  Transm ission unit
P ow er unit
Senor ADC
P rocesso r
J  ranciever
s to rag e
Power
generator
Figure 1.2 B lock D iagram  of W ireless Sensor Node
Contem porary research strives in sizing the sensor nodes as small as possible with 
m em ory scale in several m ega bytes. It is p rojected  to have size [20] o f 1 cm^ in its 
volum e and 100 gram s in w eight w ith current sensors [2] having a size o f 70 cm ^in its
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volum e w ith 128 KB o f instruction m em ory, 4 KB of data R A M , and 512 KB o f flash 
m em ory. The processor is operated at 4 M Hz.
1.3 A pplications o f Sensor Netw orks
T he low -cost, rap id  deploym ent, ability o f self-organization and cooperative data- 
processing, have m ade wireless sensor netw orks a practical solution for a w ide range of 
application areas, including m ilitary and hom eland security, health, environm ent, 
industry and com m ercial, and hom e.
•  M ilitary  applications: target tracking and directing, equipm ent and 
am m unition, battlefield  surveillance and m onitoring; attack detection, and 
dam age assessm ent. In equipm ent and am m unition the com m anders can 
constantly  m onitor the status of friendly troops, the condition and the 
availability  o f the equipm ent and the am m unition in a battlefield by the use o f 
sensor netw orks.
•  Environm ent applications: habitat m onitoring, chem ical and biological 
detection, intelligent agriculture, m onitoring o f m arine soil and atm osphere, 
forest fire/flood detection, pollution detection, etc. [8][9][10][11][12][13][14].
• H ealth applications: assistance for disabled people, integrated patient 
m onitoring, diagnostics, drug adm inistration in hospitals, tracking and 
m onitoring doctors and patients, e tc .[ 1 ] [ 11][24][25][26].
• Hom e applications: control o f house-hold appliances [15], “universal” rem ote 
control, in telligent hom e, toys, etc.
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•  Industry/com m ercial applications: m onitoring o f heating, ventilating, and air 
conditioning (HV A C), m onitoring disaster area; robot control and guidance, 
factory process control and autom ation; autom ation, security services, utility 
m etering, interactive toys/m useum s; smart devices; m achine diagnosis; 
vehicle tracking and detection, etc. [7][8][11][16][17][18][19][20][21] 
[22][23][24].
1.4 Protocol Stack o f W ireless Sensor N etw ork
Figure 1.3 show s the protocol stack used by sink and all sensor nodes. The protocol 
stack consists o f the application layer, transport layer, netw ork layer, data link layer, 
physical layer, the pow er m anagem ent plane, m obility  m anagem ent plane, and task 
m anagem ent plane [1]. In supplem ent to the conventional netw orking protocol [4], this 
protocol stack m erges pow er and routing aw areness, integrates data with netw orking 
protocols, com m unicates pow er efficiently  through wireless m edium  and prom otes 
cooperative effort o f sensor nodes.
The physical layer deals directly w ith the characteristics o f the w ireless m edia used to 
transm it the data. It is in charge o f  frequency selection, carrier frequency generation, 
signal detection, m odulation, dem odulation and data  encryption.
The data link  layer deals with m edium  access. It is responsible for m ultip lexing of 
data streams, data fram e detection, m edium  access control (M A C), and error control 
between two entities. It ensures reliable point-to-point and point-to-m ultipoint 
com m unications in w ireless sensor netw orks.
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The netw ork  layer handles the routing o f data from  the sensor nodes to the sink node. 
In m ulti-hop netw orks, the netw ork layer decides the path for the data packets to be 
transm itted, w hich ensures that data are sent tow ards the destination node.
5
5
:6
I
%
I
%
I
APPLICATION LATe*
TRAWSPOKT IA Y *R
NETWORK LAYER
SATA L M K  LAYER
PHYSICAL LAYER
Figure 1.3 The Sensor N etw orks Protocol S tack
The transport layer m anages the flow  of data. It directs each data packet to arrive at 
the destination correctly. This layer is o f in terest only when the sensor nodes in the sensor 
field as shown in F igure 1.1 needs to  access o ther outside netw orks.
The application layer handles the service m odeling, interest advertisem ent, sensor 
m anagem ent, and other functions. D ifferent application-specific softw are can be built and 
used in this layer.
In addition to these layers, the three planes help the sensor nodes to coordinate the 
sensing task and w ork efficiently. T he pow er m anagem ent plane m inim izes the pow er 
consum ption and m ay turn off the receiver w hen required. The m obility  m anagem ent
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plane m anages the m ovem ent o f  the sensor nodes. The task m anagem ent plane activates 
the nodes fo r sensing.
1.5 D ifference betw een Sensor N etw orks and A d H oc Netw orks
W ireless sensor netw orks are d ifferent from  the conventional ad hoc netw orks in the 
fo llow ing w ays. The sensor nodes are densely deployed in hundreds or thousands of 
nodes. The sensor netw orks are random ly deployed and its topology changes frequently. 
Sensor nodes use a broadcast com m unication paradigm  w hile m ost ad hoc netw orks use 
point-to-point com m unications. The sensor nodes have lim ited pow er, com putational 
capacities, bandw idth and storage com pared to a node in the ad hoc network. H ence the 
protocols designed for ad hoc netw orks are not good enough to tackle the unique resource 
constraints o f  sensor networks.
In traditional w ireless netw orks the propagation and fading effects in point-to-point 
long distance com m unication are m inim ized at the cost o f increased signal pow er and 
circuit com plexity . H ow ever, sensor nodes have lim ited pow er and the pow er m ay not be 
replenished. H ence, in designing physical layer protocol for w ireless sensor netw orks, 
energy m inim ization techniques have considerable im portance than m inim izing the 
propagation and fading effects. In term s o f m odulation schem e, binary m odulation is 
m ore pow er efficient than M -ary m odulation schem es [5].
The m edia access control (M A C) protocols used for traditional ad hoc netw ork are 
unsuitable for sensor netw orks. In traditional w ireless netw ork, the m obile nodes 
com m unicate to the base node using single-hop com m unication. The M AC protocol of 
such system  is designed to provide high-quality  service and efficient bandw idth usage.
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Pow er consum ption is the second concern as the base nodes are w ired to pow er supply 
and the m obile nodes have renew able batteries. In w ireless sensor netw ork, energy 
efficiency M A C  protocols are the first objective. The second goal is to efficiently share 
com m unication resources am ong the sensor nodes. In addition, the M A C  protocols 
designed fo r sensor netw ork m ust also incorporate features needed  for m ultiple-hop 
com m unications and provide self organizing capability.
S ince energy is the m ost im portant design constraint, the sensor netw ork m ust include 
pow er saving m odes. Pow er saving m odes in ad hoc netw orks saves significant amount 
o f pow er by sw itching the transceiver o ff when it is idle. As tu rn ing  on the transceiver 
consum es extra power, blindly turning off/off the sensor node ends up consum ing more 
pow er to  start the sensor than that required to keep the sensor node running. Therefore, 
pow er saving m odes in w ireless sensor nodes is energy efficient only  w hen the tim e spent 
in idle state is m ore than certain threshold. A significant am ount o f pow er consum ed in 
for error control coding [3]. An energy-efficient error control schem e is necessary to keep 
the pow er consum ption low.
The netw ork layer protocols o f ad hoc netw orks are no t suitable fo r the sensor 
netw orks. The netw ork layer protocol o f sensor netw ork should  be designed with energy 
efficiency as priority. In addition, the fo llow ing principles should  be follow ed its design: 
1 ) sensor netw ork are m ostly data-centric, 2 ) data aggregation is im portant only when it 
does not hinder the collaborative effort o f sensor netw orks, and 3) the ideal sensor 
netw ork has attribute-based addressing and location awareness.
The transport layer o f traditional ad hoc netw orks uses T ransm ission  Control Protocol 
(TCP) for com m unication betw een different netw orks. In applications using sensor
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netw orks the T C P splitting m ay be required for the netw ork to com m unicate with other 
netw orks such as Internet. U sually  the com m unication betw een user and the sink node is 
accom plished using T C P or U ser D atagram  Protocol (UDP) and the link betw een sink 
node and sensor nodes are achieved using UDP. U nlike the TCP, U D P adds no reliability, 
flow -control, or error-recovery  functions to IP. H ow ever, due to  its sim plicity, U D P 
consum es consum e less netw ork  overhead and pow er than TC P. In addition, TC P 
requires global addressing w hich is not the case in sensor netw orks where attribute-based 
addressing is considered.
1.6 Challenges in W ireless Sensor N etw orks
Som e of the factors that influence the design of the w ireless sensor netw orks are fault 
tolerance, scalability, p roduction costs, hardw are constraints, sensor netw ork topology, 
transm ission m edia and pow er consum ption.
■ Fault Tolerance: Sensor nodes deployed random ly are prone to failures and m ay 
not have a replacem ent. This failure m ay be due to lack o f power, physical 
dam age or natural obstacles. The reliability  or fault tolerance o f the sensor 
netw ork is the ability  to continue operation in the event o f sensor node failure 
[1][2].
■ Scalability: The advantage o f sensor nodes being tiny m akes it possible for 
densely deployed sensor netw orks. The num ber o f nodes deployed m ay be in the 
order o f hundreds w ith som e applications dem anding m illions o f them . Scalability 
refers the capability  o f increasing  the num ber o f  sensors w ithin an area w ithout
10
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disturbing the operation o f the existing netw ork. T he new ly designed algorithm  
should be able to  work with this num ber o f nodes.
Product Costs: The random  deploym ent o f  sensor netw orks is cost effective only 
when the cost o f deploym ent o f traditional netw ork  is m ore than the cost of 
im plem enting a sensor netw ork. Since the sensor netw orks are densely deployed, 
the cost of each sensor node has direct im pact on the overall cost o f the sensor 
netw ork. H ence the production cost o f sensor nodes should  be kept as low  as 
possible.
H ardw are Constraints: As shown in F igure 1.2, the sensor nodes have 4 basic 
com ponents w ith some additional application specific com ponents. These 
subunits m ust fit into a com pact structure w hich is sm all in size [27]. In addition 
to size lim it, these sensor nodes have a stringent pow er constraint [18]. H ence, 
the design o f hardw are for sensor nodes m ust be optim ized  for power and size. 
Sensor N etw ork Topology: Sensor nodes use w ireless m edia to com m unicate 
am ong them  and with the sink as shown in F igure 1.1. These links m ay be radio, 
infrared or optical media. Sensor netw orks can be m ade global by choosing the 
wireless m edia that is available w orldw ide.
T ransm ission M edia and Pow er Consum ption: T he sensor nodes have very 
lim ited pow er source and it is im possible to replenish pow er in m ost o f the 
applications. H ence the sensor node lifetim e is lim ited  by the battery lifetim e. As 
such, pow er conservation and pow er m anagem ent take an additional im portance. 
It is for this reason that m ost research w ork for sensor netw orks is focused on 
energy-aw are protocols and algorithm s.
11
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1.7 R esearch In terest
As discussed in Section 1.4 the protocols developed for ad hoc netw orks are not 
suitable for w ireless sensor netw ork. The characteristics and the requirem ents o f the 
applications bring  the follow ing challenges to  the design o f wireless sensor netw orks.
■ Sim ple, low  pow er m odulation schem e need to  be developed.
■ M inim ization o f signal propagation and fading effects need to be addressed. 
Design o f tiny, inexpensive, low pow er sensor node w ith pow er efficient 
hardw are m anagem ent techniques is essential. Som e techniques are m anaging the 
operating frequency, m inim izing sw itching pow er and predicting w ork load in the 
processors.
■ M edia access control (M A C) m ust be designed for m obile sensor netw orks. This 
design should be capable o f com m unication data in the sensor netw ork w hen both 
the sensor node and the target node are m obile.
■ The life tim e o f sensor netw orks can be prolonged by using the pow er efficiently  
with the aid o f pow er saving m ode. F o r this efficient use o f pow er, the m inim um  
idle tim e for which the node can en ter reduced activity m ode needs to be 
calibrated.
■ Existing netw ork layer protocols for com m unicating betw een the sensor nodes 
should be im proved or new  protocols that can address high topology changes and 
high scalability  should be developed. These protocols should also address the 
m ultiple hop com m unication system  used in sensor netw orks.
■ In addition to the pow er constraint the sensor nodes have very less m em ory and 
processing capabilities inbuilt on them . H ence the sensor nodes cannot store large
12
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am ount o f data and the acknow ledgem ents for received data w ould be expensive. 
Therefore new schem es that split the end to  end com m unication at the sink node 
are needed. The com m unication betw een internet and the sink node can use 
TC P/U D P whereas the com m unication betw een sink and the sensor nodes uses 
UDP.
■ Sensor m anagem ent protocol perform s adm inistrative tasks such as m oving 
sensor nodes and tim e synchronization o f nodes. Research developm ents should 
also focus on task assignm ent and data advertisem ent protocol and sensor query 
and data dissem ination protocol.
■ Error control is extrem ely im portant for reliable transm ission o f data. 
Convolutional coding effects have been considered in [15], w hereas the 
com plexity  and pow er consum ption o f linear block codes need to  be addressed.
1.8 Contribution and Overview of the Thesis
This thesis is focused on the study o f energy-efficient error control schem es for 
w ireless sensor netw orks. As discussed earlier the data link layer is responsible for 
reliable data transm ission. Since data transm itted  over the w ireless m edia is vulnerable to 
be corrupted by noise, error control schem es are necessary to keep the bit error rate (BER) 
low. As discussed in previous sections, due to  the stringent energy constraint, it is 
im possible to increase the signal pow er o f the transm itted signal in w ireless sensor 
netw orks. Hence an alternative w ay is to use the error control codes to reduce the BER. 
T he encoding and decoding circuitry  in erro r control codes m ay consum e a sizable
13
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am ount o f  pow er. This m otivates us to study energy-efficient error detection/correction 
codes.
The rest o f the thesis is organized as follows. C hapter 2 gives an overview  of different 
types o f erro r control codes and review s previous w ork done in the scope o f the thesis. 
C hapter 3 elaborately  explains the constraints used in designing the error control codes 
and the m ethodology follow ed in determ ining the energy-efficient error control schem e. 
C hapter 4  d iscusses and com pares the pow er consum ption o f various kinds o f error 
correction codes, and justifies the energy-efficient error control code with the results 
obtained. C hapter 5 concludes the thesis with suggestions fo r future work.
14
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C H A PT ER  2 
BA C K G R O U N D
In recent years, there has been a m assive grow th in w ireless com m unications 
especially  in the field o f w ireless netw orking. F igure 2.1 shows the block diagram  o f 
digital com m unications/ storage system . In these com m unication system s, the 
inform ation is represented as a sequence o f binary bits. The binary bits are then 
m odulated  and transm itted as analog signal w aveform s over a com m unication channel. 
The transm itted  signals are corrupted by the noise and interference in the com m unication 
channel. At the receiver, the dem odulator m aps the channel corrupted transm itted signal 
back to  binary bits. The received b inary  inform ation is an estim ate o f the transm itted 
binary inform ation. Bit errors m ay result due to the transm ission and the num ber o f bit 
errors depends on the am ount o f noise and interference in the com m unication channel.
E rro r control coding is often included fo r reliable digital com m unication system s. 
D ifferent types of error control schem es are available to protect the digital inform ation 
from  noise and interference and reduce the num ber o f bit errors. Channel coding is 
m ostly  accom plished by selectively  in troducing  redundant bits into the transm itted 
inform ation stream. These additional bits will allow  detection and correction o f bit errors 
in the received data stream  and provide m ore reliable inform ation transm ission. The cost 
o f using channel coding to pro tect the inform ation is a reduction in data rate or an 
expansion in bandwidth.
15
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Figure 2.1 D igital Com m unication System s
Error control coding is achieved with the aid o f an encoder in the transm itter and 
decoder in the receiver. The encoder converts the inform ation sequence u in to  a discrete 
encoded sequence v called  a codew ord. In m ost o f the applications the codew ord is also a 
binary sequence w hile som e applications non-binary codew ord have been used. The 
decoder transform s the received sequence r into a binary sequence u ’ called  the estim ated 
inform ation sequence.
Research over the past decade resulted in design and im plem entation o f different 
types o f error control schem e which m inim izes the probability  o f error. W ireless sensor 
netw ork are m ostly  run by batteries have stem  constrain t on pow er. H ence the error 
control scheme for reliable transm ission over the noisy channel m ust be pow er efficient. 
The follow ing sections talks about the different types o f error control codes and 
concludes by review ing the earlier w ork on pow er efficient error control.
16
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2.1 Types o f  Error Control Codes
The error control codes are categorized into tw o m ajor types the automatic repeat 
request schem e (ARQ ) and forw ard error correction schem e (EEC) as shown in Figure 
1.2. A RQ  is a protocol w ith good error-detecting capability. W hen the receiver detects an 
error in received vector, it autom atically requests the transm itter to resend the vector. 
This process is repeated until the received vector is error free or the error continues 
beyond a predeterm ined num ber o f transm issions. ARQ is som etim es used with Global 
System  for M obile (G SM ) com m unication to guarantee data integrity. In the EEC system  
a good error-correcting code is used. W hen the receiver detects an error in the received 
vector, it attem pts to determ ine the error locations and then corrects the errors. I f  the 
receiver fails to locate the exact errors, the received vector w ould be decoded incorrectly  
and the erroneous m essage w ill be delivered to  the user.
The ARQ and EEC have there own advantages and disadvantages. The advantage o f 
A RQ  over EEC is that error detection requires less com plex circuitry than error 
correction. In addition, A RQ  are adaptive for the reason that the inform ation is 
retransm itted only w hen errors occur. In contrast, EEC is extrem ely good w hen the 
channel error rate is high w hile in ARQ the data m ust be retransm itted frequently and the 
rate at which new ly generated data are correctly  received is lowered.
The ARQ system s are o f tw o types, stop-and-w ait A RQ  and continuous ARQ. In stop 
and wait ARQ, the transm itter sends the codew ord and w aits for one of the tw o 
acknow ledgem ents. I f  the positive (A CK ) acknow ledgem ent is received then the 
transm itter sends the next codew ord o r i f  the negative (N A K ) acknow ledgem ent is 
received the transm itter resends the previous codew ord. The continuous ARQ are further
17
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categorized in to  tw o types go-back-N  ARQ and selective-repeat ARQ. In go-back-N  
ARQ, the transm itter continuously sends the codew ords until it receives N A K . Once it 
receives N A K , the transm itter resends all the N  codew ords starting from  the erroneous 
codew ord. In selective-repeat ARQ , the transm itter continuously sends the codew ords 
and resends only  those that are negatively  acknow ledged.
Error control codes
Forward error A utom atic repeal
correction c o d e s req u est
Cyclic
BCh
RS
Non- cyclic
Linear block 
codes Convolutional S top  and  wai1 Continuouscodes ARQ ARQ
Viterb G o back  N
Selective
rep ea t
ARQalQorithm
ARQ
Figure 2.2 Types o f E rro r C ontrol Schem es
The EEC are further classified into tw o m ajor types o f channel codes, nam ely linear 
block codes [28] and convolutional codes. T here  are m any differences betw een block 
codes and convolutional codes. B lock codes are based rigorously on finite field 
arithm etic and abstract algebra. T hey  can be used to either detect or correct errors. The 
encoder for the b lock codes accept a m essage blocks o f k inform ation bits each. The
18
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
m essage block is represented by the b inary A:-tuple u = {uo, ui,...,uk-i), called a m essage. 
There are totally  2* different possible m essages. The encoder m aps each o f these 
m essages into a corresponding «-tuple v =  (vo, vy, ... , called a codew ord. Therefore 
there are to tally  2* different codew ords possib le  at the output o f an encoder. These n-k 
redundant bits added to  the k inform ation bits to  form  n bits codew ord are the parity bits. 
This set of 2* codew ords o f length n is called  (n, k) block code. In b lock codes, the input 
and output o f the encoder does not represent the entire inform ation and coded sequence 
rather it represents a bock o f them . On the receiver side the decoder accepts these n bit 
codew ord, detects and corrects error, and m aps them  back to the k b it inform ation word.
L inear block codes as shown in F igure 2.2 can be cyclic or non-cyclic. Any block 
code is cyclic if  every  cyclic shift o f the codew ord v is also another codew ord [28]. 
Cyclic codes are attractive in the sense that encoding and syndrom e com putations can be 
easily im plem ented using shift registers w ith feedback connections and because o f there 
algebraic structure, it is possible to decode them  using m ethods. Bose-C haudhuri- 
H ocquenghem  codes (BCH ) [29] [30] and R eed Solom on codes (RS) are popular am ong 
the cyclic codes. R eed M uller codes are good exam ple fo r non-cyclic codes.
Convolutional codes are one o f the com m only  used channel codes in com m unication 
system s. These codes are developed w ith a strong m athem atical structure and are 
prim arily used for real tim e error correction. T he encoder for convolutional codes also 
converts the ^-bit blocks o f m essage w ord into « -b it blocks o f codew ord. The encoder o f 
convolutional codes uses m m em ory hence the encoded block not only depends on the 
current input block but also on the previous m block. In convolutional codes, the input
19
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
and output o f the encoder represents the entire inform ation and coded sequence. The 
m ain decoding  strategy for convolutional codes is based on V iterbi algorithm .
D iscussing  about all types o f error control codes is beyond the scope o f this thesis; 
hence w e w ill divert our focus tow ards som e of the com m only used block codes and 
convolutional codes. The follow ing section briefly explains the b inary-B C H  codes, Reed 
M uller codes (RM ), R eed Solom on codes (RS) and convolutional encoding with Viterbi 
decoding. T he com plete study o f these codes can be done in [28]37].
2.2 B inary  Prim itive B C H  Codes
The B ose-C haudhuri-H ocquenghem  codes (BCH) [29][30][31][33] form  a large class 
o f random  error correcting cyclic codes that occupies a prom inent place in the practice of 
error correction. They use relatively sim ple encoding and decoding techniques. In this 
thesis, a subclass o f binary B C H  codes, the prim itive B C H  codes, is considered as they 
need less com plex circuitry  to im plem ent in digital hardw are.
F or any positive in teger m > 3  and t < 2™ \  there exists a b inary  B C H  code (n, k) with 
the fo llow ing param eters:
n = 2"' - 1  : N um ber o f bits in the codew ord.
k : N um ber o f bits in the m essage word.
t : M axim um  num ber o f error bits that can be corrected.
n - k  < m * t : N um ber o f parity  bits in a codew ord
dmin > 2 * t  + 1 : M inim um  distance.
20
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H ence this code is capable o f correcting t or few er errors in an n b it codew ord. The 
code rate  r =  k/n. The large m inim um  distance and low error probabilities are obtained by 
increasing the num ber o f  parity bits at the cost o f low code rate.
In cyclic codes all the m essage word, codew ord and generator are represented as 
polynom ials, as they are easy to  m anipulate. The codew ord polynom ial with above 
param eters is form ed by m ultip ly ing the m essage polynom ial w ith the generator 
polynom ial.
v(x) = u(x)*g(x). (Eq. 2.1)
W here, u(x) = uo + ujx + ...+  Uk-ix̂ '  ̂ is the m essage polynom ial and v(x) = vo +  vjx 
+  ... +  v„.]x"~̂  is the codew ord polynom ial. The g(x) -  go + gix  + ...+  is the
generator polynom ial given by Eq. 2.2. W here,
g(x) = LCM{ hi, h2 , Aj,... h2 *tj (Eq. 2.2)
where, hj is the m inim al polynom ial of  d  (0 < j  < 2t  + ]).
T he codew ords obtained using Eq 2.1 is non-system atic in the sense that the 
inform ation bits and parity bits in the codew ords do not assum e specific order. 
System atic codes are those in w hich the inform ation bits and parity  bits in the codew ords 
appear explicitly. The system atic encoders are desirable because o f there relatively 
sim ple decoding structure. To obtain system atic codes, let
v(x) = x"'* * u(x) +  b(x) (Eq. 2.3)
w here b(x) = bo + bjx + ...+  bm-ix"''  ̂ and bj e  GF(2). Then from  Eq 2.1 and E q 2.3 we get 
* u(x) -  u(x) * g(x) - b(x) (Eq. 2.4)
Thus, the k data bits, in the codew ord generated from  E q 2.3 are present explicitly 
resulting in system atic codes.
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T he encoder circuitry o f B C H  codes [31] are easily im plem ented using shift register 
circuits as shown on Figure 2.3. T he rem ainder b(x) [28] [29] can be obtained in a linear 
(n-k)-sXagt shift register with feedback connections corresponding to  the coefficients o f 
the generator polynom ial g(x) =  7 +  gjx  + g 2X̂  + ... + y  \  The w orking o f
the encoder shown in F igure 2.3 is illustrated  as follow s
•  For first k clock cycles, w ith the switch S2 in position 2, the inform ation bits are 
transm itted and w ith the sw itch S I on, parity bits are calculated sim ultaneously 
using the L inear Feedback Shift R egister (LFSR).
•  For clock cycles k+1 to n, w ith sw itch S2 in position 1 and the switch S 1 off, the 
parity bits in the LFSR are transm itted  through sw itch S2.
So
b, b2
u(x:
F igure 2.3 The B C H  E ncoder
The decoding o f B inary-B C H  code [1][34][35][36][37][38][41] (n, k) is m ore 
com plicated than the encoding process. The decoder takes in the received vector r(x), 
locates the errors and corrects it to the codew ord v(x). Let, 
v(x) = Vo +  Vj X +  V2X^ +  . . .  +
22
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r(x) = ro + rjx + 4-... + rn-ix"'^
e(x) = eo + ejx  + e2X̂  + ... + e„.]x"'  ̂
be the transm itted  polynom ial, the received polynom ial and the error polynom ial 
respectively such that
r(x) = c(x) + e(x). (Eq. 2.5)
As show n in F igure 2.4 [40][57], the decoding is broken into three steps:
1. C om puting syndrom es.
2. Find the key equation a(x).
3. F ind the error locations.
EA BMA Chien search
Mix',
C om puter
syndrom es
Find positions
Delay RAM
Figure 2.4 B lock D iagram  o f a B C H  D ecoder
The first step o f  the decoding process is, to calculate the syndrom es Sj (for 1 < j  < 2 t  -1) 
and to store the received polynom ial r(x) in a buffer register. One of the im portant 
features of any linear b lock  code is that the syndrom es do not depend on the received
23
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vector r{x) but depends on the error locations efxj, as shown in Eq. 2.6. If no  errors occur, 
the syndrom es will all be zero.
n - \
i=0
(Eq. 2.6)
r(x;
Figure 2.5 The C ircuit fo r C om puting Syndrom e
The circuit calculating the syndrom e Sj carries out (n-1) m ultiplications by the 
constant value of and (n-1) single bit sum m ations. For exam ple, a circuit calculating S3 
fo rm  = 4  and prim itive polynom ial p(x)  = x‘* + x + 1 is shown in Figure 2.5. A t first, the 
registers Si (0 < i  < 3 )  are set to zero. Then the reg ister sq- S3 is shifted 15 tim es and the 
received bits rj (0 < i  <14)  are clocked into the syndrom e calculation circuit. Then the S3 
is obtained in the so - S3 register.
The other w ay o f calculating syndrom e is using Eq.2.7 [28]. In this m ethod, Sj is the 
rem ainder obtained by dividing the received polynom ial by m inim al polynom ial hj(x), 
that is,
r(x) = aj * hj(x) + bj(x) (Eq. 2.7)
where
Sj = bj( d ) . (Eq. 2.8)
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F o r exam ple the circuit calculating S3  for m = 4  is shown in F igure 2.6. T he m inim al 
polynom ial o f r /  is
hsix) = 1  +  X + + x"*
and let b(x) = bo + bjx  +  62%̂  +  bsx^ be the rem ainder on dividing r(x) by hsix). Then 
S3  =  b(c^) = bo + b i d  +  b z d  + b s d  
~  bo +  bsCX + +  (bi  4- 6 2  +  b3 ) (X .
The circuit in F igure 2.6 therefore operates by first dividing r{x) b y  fsix) to generate 
b(x) and then calculating b ( d ). The result is obtained after the reg ister bp - bs have been 
clocked 15 tim es.
f(x)
Figure 2.6 Second M ethod for C om puting S3, m =4
The second step o f the decoding process is com puting the error location polynom ial 
o(x) = Oo + (Tjx +  ... + 0 }x‘. The Eq 2.9 [28] calculates the coefficients o f erro r location 
polynom ial Oj using the syndrom es S j ( J  < j  < 2t).
J=0
(Eq. 2.9)
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Then solving the o(x) fo r roots gives the error positions. T he coefficients o f o(x) can 
be calculated  by using Peterson-G orenstein-Z ieler algorithm  [32][42], E uclid’s algorithm  
[43] or the Berlekam p-M assey A lgorithm  (BM A) [35][37] .
The erro r location polynom ial o(x) in BM A  is obtained iteratively  in t-1 cyles. For 
each iteration r, the degree o f o(x) is increm ented by one. The degree o f o(x) equals the 
num ber o f corrupted bits because the roots o f o(x) are associated w ith the transm ission 
errors. The discrepancy dris  given by E q (2.10)
d ^  =  ^  '^2r-;+t ' ^ j  ■ 2 .1 0 )
j=0
The discrepancy is zero, when the num ber o f iterations r  is greater than or equal to the 
num ber o f errors t. If  r  < t, the d iscrepancy is non-zero and is used to m odify the degree 
and coefficients o f o(x). Therefore B M A  com putes the sm allest degree o(x) such that Eq 
2.9 holds. B M A  can be im plem ented w ith inversion or inversionless. The inversionless 
BM A  is m ore com plicated and requires a greater num ber o f  m ultiplications than the 
BM A  with inversion. On the o ther hand, inversion can takes (m-J)  clock cycles; as a 
result it is slow.
The other com m on m ethod fo r com puting the coefficients o f error location 
polynom ial o(xJ is using E uclid ’s A lgorithm  (EA) [43]. In E A  recursively calculates the 
G reatest Com m on D ivisor (G CD ) o f  the polynom ials. The error evaluator polynom ial is 
defined as in Eq 2.11.
^(x)  = cr(%)5(%) m od (Eq. 2.11)
The problem  is m inim ized in determ ining  à(x)  satisfying Eq 2.11. This is achieved 
by using EA to the polynom ials rg(x) -  an d q  (x) = S ( X ) , such that at the step
26
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the degree o f r^.(x) less than o f equal to such that r^.(x) =  + b j ( x ) S { x )  .
Then, S (x) =  r. (x) and a ( x )  = bj  ( x ) .
T he last step in B C H  codes decoding is to find the error location from  the error 
location polynom ial ofx). The reciprocals o f the roots o f o(x)  g ives these values and can 
be found by  substituting 1, a, d ,  ... , in d x ) .  Chien [44] proposed a m ethod of 
obtaining this using sequential substitution.
T he C hien search calculates the sum  for every clock cycle as given by E q  2.12 
Oo + O l d  + 0 2 or^ + ... + O t d  ( j= 0 , 1 , . . . ,  k-1) (Eq. 2.12)
T he received bit Vn-i-j is corrupted only if  the sum  equals zero. Therefore, the clock 
cycle j  for w hich the sum  equals zero identifies the location o f error as The errors 
found are then corrected. Figure 2.7 shows the circuit im plem enting the Chien search. 
The w orking o f this circuit is as follows.
•  F irst the registers are initialised with the coefficients o f the error location 
polynom ial Oo, Oi, . . . ,  Ot obtained from  BM A .
t
•  Then the sum  ■ is calculated. If  the sum  equals zero, the error is found and
;=o
the faulty  received bit after being delayed in the buffer is corrected using an XOR 
gate.
I
•  On each clock cycle the value in (j, register is m ultiplied by d  and the sum  ^ O j
1=0
is calculated again. The above operations are carried out for every transm itted 
inform ation bit (that is n tim es).
27
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Figure 2.7 C hien’s Search Circuit
2.3 Reed-Solom on C odes
Reed Solomon codes are the m ost im portant and w idely used non binary B C H  codes 
[33][42][39]. Reed Solom on [46] codes are cyclic, linear block codes. R eed-Solom on 
codes are easier to decode than m ost o ther non-binary codes.R eed Solom on (RS) codes 
are very effective in correcting random  sym bol errors and random  burst errors [47]. They 
are w idely used in com m unication system s and data storage system s.
The t error correcting code w ith sym bols from  GF(q)  has the following param eter:
: N um ber o f sym bols in the codew ord.
: N um ber o f sym bols in the m essage word.
: M axim um  num ber of e rror sym bols that can be corrected.
: N um ber o f  parity  sym bols in a codew ord 
: M inim um  distance.
Im portant features to  notice are, RS codes operate on sym bols o f length m -bits which 
are elem ents o f GF(T') ,  the length o f the code is one less than the size o f the code
n - q - 1  
k - q - 1 -  2 *t 
t
n - k  = 2 * t
d,mn = 2 *t + 1
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alphabet and the m inim um  distance is one greater than the num ber o f parity check 
sym bols. R S codes fall into the class o f M axim um  D istance Separable (M D S) [47] codes. 
As in the case o f b inary-B C H  codes the large m inim um  distance and low error 
probabilities are obtained by increasing the num ber o f parity bits at the  cost of low code 
rate.
E ncoding of RS (n= k= 2"'-l-2t, t) code is sim ilar to  tha t o f  the binary-BCH 
code. The non-system atic encoding is achieved by m ultiplying the m essage polynom ial 
with the generator polynom ial as shown in Eq 2.1. The generator polynom ial is given by 
Eq 2.2. B ecause o f there ease to decode, system atic encoding are preferred over non- 
system atic encoding. The system atic encoding is achieved using E q 2.3.
T he encoding circuitry  o f RS code is the same as show n in Eigure 2.3 but the 
com ponents used like adder; m ultiplier and the storage device m ust be capable o f 
handling sym bols which are several bits.
The decoding o f RS [1][28][32][34][35][36][37][38][39][41][42] codes is far more 
com plicated, is shown in Figure 2.8. There are tw o different w ays o f decoding RS codes 
[42] [45] in the tim e or in the frequency dom ain. Here frequency  dom ain decoding 
process will be considered. The decoding of RS code is sim ilar to  B C H  code with one 
additional step required to  estim ate the m agnitude o f the error.
The [56] first step o f decoding is the syndrom e calculation using Eq 2.13:
S.=Y^r .a ' -^  0 < i < 2 t  (Eq. 2.13)
;=o
where the rj e  GF(2'") are the received sym bols. N ote that the syndrom e calculation of 
B C H  codes is sim pler. Eor RS codes the equation S? = 8 2 1  does  not hold because r, 
gGF(2'^). A s shown in F igure 2.5 and 2.6 the adder and storage devices used to
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im plem ent syndrom e calculation circuitry  for B C H  decoding are simple. In RS codes, 
these devices are little m ore com plex as the operations are carried out betw een sym bols.
The second step in decoding is finding the coefficients o f error polynom ial o(x).  This 
is accom plished in the sam e w ay as BC H  codes either using B erlekam p-M assey 
A lgorithm  or E uclid ’s A lgorithm . The BM A  for RS codes requires tw ice as m any 
iterations as B C H  codes.
The third step is recursive extension, com puting the equation
t
= 2 t < i < n - l  (Eq. 2.14)
/ = i
where E, =  S, 0 < i  < 2 t - l
Youzhi [48] has show n that this step can be im plem ented with a BM A  circuit by  
adding only additional control signals. If  EA is used in determ ining the o(x) then the 
Chein search is used to find the error locations.
The last step is obtain ing the erro r m agnitudes e, by com puting the inverse transform s 
this obtained by using Eom ey algorithm  [41].
1 n - 1
a~"  ̂ 2 t < i < n - l  (Eq. 2.15)
This step is not required fo r B C H  codes and in com parison to the Chien search is 
rather m ore com plicated.
30
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
Chien searchEA BMA
-►i Find error values
c(x)
Find o(x)
Com puter
syndrom es
Find positions
Delay RAW
Figure 2.8 B lock D iagram  o f  RS D ecoder
2.4 Convolutional Codes
Convolutional codes were first introduced by Elias [49] as an alternative to block 
codes. The B inary convolutional codes are the m ost popular error correcting codes which 
w ere w idely used in w ireless and satellite com m unications and broadcasting system s [50]. 
The Convolutional encoders have a natural trellis structure, and the decoding algorithm s 
for convolutional codes are based on this structure. V iterbi introduced a decoding 
algorithm  for convolutional codes. It is know n as V iterbi algorithm .
Convolutional codes are com plicated than linear block codes, difficult to im plem ent, 
and have low er code rates, but have pow erful error correcting capabilities. C onvolutional 
codes are m ore difficult to decode because they are encoded using finite state m achines 
that have branching paths for encoding each bit in the data sequence.
Convolutional code encodes inform ation serially  in short block lengths using 
Convolutional encoder. Convolutional codes uses m em ory  o f order m and the output o f 
the convolutional encoder not only depend on the current input but also on m previous
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inputs. A convolutional encoder with rate R = k/n and m em ory order m, (n, k, m), is a k- 
input, n-output linear sequential circuit w ith input m em ory that is, inputs rem ain in the
Output
Input
Output
me m-
Figure 2.9 C onvolutional E ncoder o f  R ate V2 and m=3
encoder for an additional m tim e units after entering the encoder. The large m inim um  
distance and low  error probabilities fo r convolutional codes are achieved by increasing 
the m em ory order m and not by increasing n and k as in the case o f block codes.
Convolutional encoders can be classified  into tw o categories based on the; 
feedforw ard and feedback encoders. W ithin each category  it can either be system atic or 
nonsystem atic encoders. The m ain focus on this thesis is feed forw ard nonsystem atic 
encoder.
C onvolutionally encoding the data is accom plished using a shift register and adders. 
In general a rate-k/n convolutional encoder has k shift registers, one per inform ation bit, 
and n m odulo-tw o adders. The output k  b its are the linear com binations o f the contents in 
the registers and the input inform ation bits. A  shift register is a chain o f flip-flops 
wherein the output o f the flip-flop is tied  to the input o f the ( i+ l f^  flip-flop. The
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exclusive-or gate perform s m odulo-tw o addition o f its inputs. A feedforw ard 
nonsystem atic encoder fo r a rate 1/2, K  = A ,m  = 2>\s, shown in Figure 2.9 and the w orking 
is explained  as follows.
The encoder cycle starts when an input clock  edge occurs. W hen the input clock  edge 
occurs, the output o f the left-hand flip-flop is clocked  into the right-hand flip-flop, the 
previous input bit is clocked into the left-hand flip-flop, and a new  input bit becom es 
available. T hen  the outputs o f the upper and low er m odulo-tw o adders becom e stable. 
The output selectors (SEL A/B block) selects and transm its the output o f the upper 
m odulo-tw o adder in the first cycle and then in the follow ing cycle the output o f the 
low er m odulo-tw o adder.
There are a num ber o f techniques for decoding convolutional codes. T he m ost 
im portant o f  these m ethods are, the Viterbi algorithm  (VA) [52] which perform s 
m axim um  likelihood decoding [53] and the Bahl, Cocke, Jelinek, and Raviv (BCJR) 
algorithm  [54] was introduced as a M axim um  a posteriori probability  (M AP) decoding o f 
convolutional codes. The Viterbi algorithm  is an asym ptotically optim um  approach for 
decoding o f convolutional codes in m em ory less noisy  channel. This algorithm  was 
applied to a host o f problem s encountered in the design o f com m unication system s. 
Viterbi algorithm s are usually preferred over the B C JR  algorithm  because the 
perform ance o f these tw o algorithm s in decoding convolutional codes is essentially 
identical and the Viterbi algorithm s are sim pler to im plem ent.
The V iterbi decoder is a m axim um  likelihood decoder in that the decoded w ord is 
always the codew ord which m axim izes the conditional property o f the received sequence. 
The conditional probability  is given in Eq 2.16.
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n - I
P ( r |v )  = ]n[P(A;. |v,.) (Eq. 2.16)
»=0
W here r  is the received word and v is the transm itted codeword.
The trellis of convolutional codes has regular structure as shown in Figure 2.11. This 
repetitive pattern is used for decoding. T he Viterbi algorithm  can be either hard decision 
or soft decision decoding. The soft decision decoding is efficient in correcting errors 
when com pared to hard decision decoding but it requires m ore com plex circuitry. Hence, 
H ard D ecision Viterbi D ecoder (H D V D ) is considered for the purpose o f this thesis. It is 
im plem ented in three steps as show n in [41] Figure 2.10 and explained as follows.
BMG ACS RAW
U pdate pa th s 
and  m etrics
Branch
metric
generator
Adc com pare 
a n d  se lec t
Figure 2.10 B lock  D iagram  o f V iterbi D ecoder
Let, Si,ris the state in the trellis d iagram  that corresponds to state at tim e t. Every 
state in the trellis is assigned a value denotedV (S ,^, ) .  In the first step. Initialize tim e t = 0,
V (Soq)=  0 and all other V (S ^ ,)=  +oo. A t tim e t =  t + i ,  com pute the branch metric 
M (r, I V, ) =  | from  ham m ing distance
j=i
In the second step, the partial path m etric V(S^ J  is com puted
from  V(S|^,_,) + M (r, |v , ) . Set V (S ^ ,) to  the best partial path m etric going to state St at
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tim e t. The best partial path m etric is obtained by com paring and selecting the sm allest 
partial path m etric. If  there is m ore than one o f the sm allest partial path m etric, then any 
one o f  them  is arbitrarily chosen.
In the last step, Store the best partial path m etric and its associated survivor bit and 
state paths. I f  t < L+m-1,  return to second step. The result o f  the V iterbi algorithm  is a 
unique trellis path that corresponds to the m axim um  likelihood codew ord.
s ta te
OC
01
10
11
1 = 2t=  11=  0
Figure 2.11 T rellis D iagram  for Code Rate V2
2.5 R elated W ork
The recent research on w ireless sensor netw ork is m ostly related  on m inim izing the 
energy consum ption. As m entioned in Chapter 1, the protocols that are efficient for 
w ireless netw orks m ay not be efficient for w ireless sensor netw orks. The coding 
techniques used for w ireless netw orks are expensive in term s o f  pow er w hile sensor 
netw orks need an energy-efficient coding technique for reliable data  transm ission. In the 
literature, there is lim ited w ork on energy-efficient error control schem es for sensor 
netw orks and som e of them  are rev iew ed as follows.
In [1], it show ed that usage o f A R Q  is lim ited sensor netw orks due to the additional 
retransm ission energy cost and overhead. In [5], convolutional codes are analyzed for
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pow er in a frequency nonselective, slow R ayleigh fading channel. Results show that the 
energy required for encoding data is negligible. H ow ever, perform ing Viterbi decoding 
on a Strong-A rm  using C is energy-intensive w ith average energy consum ption per useful 
bit grow s exponentially  with the constraint length o f the code and independent o f  code 
rate. U sing forw ard error correction is inefficien t if  the decoding is perform ed using  a 
m icroprocessor and an onboard dedicated V iterbi decoder is suggested. Simple encoding 
techniques that enable easy decoding m ight present an energy-efficient solution for 
sensor netw orks.
In [55], the M inim um  E nergy (M E) coding schem e for sources with unknow n 
statistics and a new m ethod of code-by-code detection that can detect and correct certain 
errors in the received codew ord is proposed. This research com bines the m odulation with 
the error control schem e to m inim ize pow er. The on /o ff key m odulation perform ance is 
im proved with a M E-Coding.
2.6 Sum m ary
This chapter provides the background inform ation fo r fram ew ork o f the thesis. 
Review  of existing w ork  related  to this thesis is also presented. To the best o f our 
knowledge, only the convolutional codes im plem ented in C program  is evaluated for 
energy consum ption and other EEC codes schem es rem ain unexplored. H ence in this 
thesis the study on energy consum ption o f various forw ard error correction (EEC) codes 
im plem ented in A pplication Specific In tegrated  C ircuits (A SIC) and Eield Program m able 
G ate Array (EPGA) level there corresponding bit error rate perform ance is carried. These 
tw o perform ance m easure is then used to  find the energy efficient error correction code.
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C H A PTER 3 
M ETH O D O LO G Y
As discussed, the energy constraint is the driv ing factor for all ongoing research in the 
field o f  w ireless sensor netw orks. A lot o f research w ork has been focused on devising 
energy-aw are protocols fo r different layers o f the protocol stack. E rror control schem es 
used fo r reliable data transm ission over traditional wireless netw orks consum es 
significant am ount o f pow er. The goal o f this thesis is to find energy-efficient error 
control schem es for w ireless sensor netw orks.
In this work, we consider forw ard error correction (EEC) codes and evaluate the 
pow er consum ption o f three different EEC codes, BC H , RS, and convolution codes on 
different platform s. W e im plem ented the three codes with different constraints using 
hardw are description language. Estim ation o f energy consum ption is perform ed by 
synthesizing these codes under register transfer level (RTL) and field  program m able gate 
array (EPGA). The code with the least pow er consum ption is identified. A ll the 
com parison if  under the assum ption o f the sam e error control perform ance w hich is 
evaluated by the Bit E rro r Rate (BER) test. This chapter discusses the m ethod fo llow ed in 
obtaining the goal.
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3.1 W hy BCH , RS and Convolutional Codes?
Pow er consum ption in a circuit is directly  proportional to its com plexity. In general, 
the encoder consum es negligible pow er w hen com pared to  the decoder. Thus the 
challenge is in choosing an error correcting code, which uses a less com plex decoding 
circuit. As explained  in Chapter 2, linear b lock codes can be either cyclic o r non cyclic. 
Cyclic codes are o f interest and im portance due to their rich algebraic structure which has 
extrem ely concise specifications and can be efficiently  im plem ented using sim ple shift 
registers. H ence cyclic linear block codes are chosen. The m ost w idely used cyclic codes 
for wireless applications are B C H  codes [28]. For the purpose o f this thesis, binary-BCH  
codes and the m ost popular non-binary B C H  codes, nam ely RS codes, are studied and 
analyzed. W e also studied and analyzed the convolutional code with Viterbi algorithm  for 
com parison purpose.
The constraints including the length o f the m essage word, the length o f the codew ord 
for block codes and convolutional codes, and the order o f m em ory for convolutional 
codes are appropriately chosen for com paring the pow er consum ption.
3.2 Im plem entation o f Codes
A fter choosing the error correction codes, the next step is to im plem ent the encoder 
and decoder circuits using H ardw are D escription Language (HDL). H ardw are 
D escription Language (HDL) is used fo r designing hardw are system s that have m ultiple 
m odules w orking concurrently  and sensitive to tim e. HD Ls can be used for designing the 
A pplication Specific Integrated C ircuit (A SIC) or for program m ing the Program m able 
Logic Device (PLD ), such as F ield Program m able Gate Array (PPGA ). Very high speed
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in tegrated  circu it H ardw are D escription Language (V H D L) [58] [59][60] and Verification 
Logic H ardw are D escription Language (V erilog H D L ) are the w idely used H D Ls for 
designing the Very Large Scale Integrated (VLSI) C ircuits. V H D L and Verilog are ILLL 
standards and  are supported by all the L lectronic D esign A utom ation (LDA ) vendors. For 
system  level m odeling and sim ulation, V H D L  is far m ore com prehensive than Verilog 
HDL. H ence, V H D L is used for im plem entation.
V H D L  supports three different levels o f  abstraction for m odeling hardw are. T hey are 
behavioral level, structural level, and R egister T ransfer Level (RTL). The behavioural 
level describes the behaviour o f the system  w ith a set o f sequentially  executable 
instructions. The structural level describes the system  as a netw ork o f com ponents. The 
register transfer level describes the data flow  in the system . In V H D L, the design can be 
hierarchical in which a com plex m odule is broken into sm aller sub-m odules and is called 
from  the top level. These m odels are then sim ulated and verified  using LD A  tools. 
A ctive-H D L is the tool we used for sim ulations.
The algorithm s used for im plem enting the encoder and decoder circuits are explained 
in C hapter 2. The encoder circuits o f linear b lock codes and convolutional codes have 
sim ple hardw are and are easy to im plem ent. Som e o f the issues considered while 
im plem enting the decoder circuits are as follow s.
■ In b inary-B C H  and RS codes, the Luclid 's A lgorithm  (LA ) [44] the B erlekam p- 
M assey A lgorithm  (BM A) [1][38] can be used to com pute the coefficients of 
error polynom ial o(x) = ob + Cjx +  ... +  opc'. In LA , all the steps used for 
com putation are identical and easy to im plem ent in hardw are. H ence for efficient 
hardw are im plem entation L A  is preferred  over B M A  [41].
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■ T he inform ation received by the receiver shown in F igure  2.1 is quantized before 
decoding. D epending on the level o f quantization, the decoding can be classified 
into H ard D ecision D ecoding (HDD ) or Soft D ecision D ecoding (SDD ). The 
H D D  is used when the quantization level is tw o w hile SDD is used for 
quantization level greater than two. The SDD perform s better than H D D  but 
requires highly com plex circuitry. H ence HDD is im plem ented to m inim ize the 
pow er in the decoder [41].
3.3 Perform ance M easure
T he next step is to m easure the perform ance o f the im plem ented codes which is given 
by B it E rror R ate (BER). W here,
Number o f  erroneous bits
B tK  =   ( E q .  3 . 1)
Total number o f  transmitted bits
The BER m easures the perform ance o f the error correction code and aids in 
com paring other codes. B ER  is affected by the several factors including noise in the 
channel, quantization technique used, code rate /?  , energy per sym bol to noise ratio E/No  
and transm itter pow er level . T he code rate is given by
/? = -  (Eq. 3.2)
n
w here k is the num ber o f bits at the input o f the encoder and n is the num ber o f bits at the 
output o f the encoder. The BER is show n to be directly proportional to the code rate and 
inversely proportional to energy per sym bol noise ratio and transm itter pow er level [3].
The encoder encodes the data w ith code ra te /?  and transm its it over the noisy channel. 
If  the transm itter pow er level is unchanged then the received energy per sym bol
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decreases t o R * E ^ .  H ence, the BER m easured at the input o f the decoder is larger than
the BER of the data transm itted  w ithout coding [3]. This increase in BER is overcom e by 
using a decoder that can correct errors. Proper choice o f error correction coding will 
reduce the B ER  to several orders o f  m agnitude. The difference in B ER  achieved by using 
error correction codes to that o f uncoded transm ission is referred  to  as coding gain. The 
coding gain can also be defined as the additional transm itter pow er level required in 
obtaining the sam e BER w ithout coding. H ence BER aids in calculating the coding gain 
o f the error correction codes.
The BER test is perform ed by sim ulations follow ing the procedure shown in Figure.
2 . 1.
Step 1 ; generating inform ation bits.
Step 2: encoding the inform ation bits into code words.
Step 3; transm itting the code w ords through a G aussian channel.
Step 4: decoding the received code words and calculate the BER.
In the follow ing, we explain the details perform ed in each step.
In Step 1, the inform ation bits are generated by using a random  num ber generator. 
The rand  statem ent in M atlab is used for this purpose. It produces a uniform  distribution 
o f num bers in the interval 0 to  1. These num bers are converted  to binary bits by taking 
the floor value o f  the generated num ber plus 0.5.
In Step 2, the random ly generated data is then sent to the encoder circuit and encoded 
into code words. In Step 3, the encoded cod w ords are transm itted  over the noisy channel. 
Before transm itting, the encoded data is m odulated using Phase Shift K eying (PSK) [61].
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To avoid com plexity  in the decoder circuit, B inary-PSK  (BPSK ) is used, w hich is done 
by m apping 1/0 at the output o f the encoder to -1/+1 o f an antipodal baseband signal [61].
To understand the perform ance of the error control codes in the noisy channel, an 
A dditive W hite G aussian N oise (AW GN) channel is m odeled. A W G N  channel is the 
m ost im portant and w idely used channel for m odeling digital com m unications [Rob]. 
A dding G aussian noise to the encoded data is done by generating Gaussian random  
num bers with desired energy  per symbol to noise ratio. The variance o f additive 
G aussian noise w hich has the pow er spectrum  of N J 2  W atts/H z is equal to  N J l .  If  the 
energy per sym bol is set to 1 , then we have E  = 1 /  2 <r^and the standard deviation 
£T is given by  Eq 3.4.
or = ^ 1 /2 (E /W J  (Iiq. 3.4)
Hence, the standard deviation a  with desired Es/No is calculated and used in Eq. 3.5 
to obtain a R ayleigh random  variable R.
R = , (Eq. 3.5)
where is the variance o f the Rayleigh random  variable and C/ is a uniform ly 
distributed random  num ber.
The G aussian random  num ber G  obtained by using Rayleigh random  variable R is 
given by Eq. 3.6
G = / /  + R * cos(2 * ;t * T ) ,  (Eq. 3.6)
where 7  is a uniform ly d istributed random  num ber and / /  is the m ean of the G aussian 
random  variable. The generated G aussian noise is then added to the encoded bits and 
transm itted.
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In Step 4, the received sym bols are quantized and fed to the decoder to  obtain the 
inform ation bits. Quantization refers to the process o f approxim ating the continuous set 
o f values w ith a finite set o f values. As explained in Section 3.1, the 2-level quantization 
is used to reduce the com plexity  o f the decoder. In 2-level quantization, the received 
signal is m apped to zero if  the signal level is g reater than zero and m apped to one if  the 
signal level is less than zero. The result obtained in this w ay is called hard decision. The 
hard decision decoder is used to decode the quantized  data  which are ones and zeros.
The decoded data is then com pared with the corresponding input given to the encoder 
and the num ber o f errors is calculated. Then Eq 3.1 is used to calculate BER for the 
coded channel.
The BER o f the uncoded channel is theoretically  calculated using Eq. 3.7 and 
com pared w ith the sim ulation results obtained by  follow ing the above m entioned steps.
l o f f )  =  I / : 2 * / T V ,  )  =  (ZCi/ZLE,, / / V ,  )  (ExT 3 / 7 )
The perform ance o f the coded and uncoded channels is com pared using the calculated 
BER.
3.4 Pow er Estim ation in FPG A D esign
O nce the codes were w ritten in V H D L and tested for perform ance, the pow er 
consum ed by the each error control schem e is m easured  by  targeting it on a FPG A . The 
FPG A used fo r this thesis is X ilinx V irtex-E  X C V 200E -6C S I44  [62]. W here the 
X C V 200E is the device type, - 6  is the speed grade. Chip Scale (CS) is the package type 
and 144 is the num ber o f pins. The V irtex fam ily sets the standard for FPG A  perform ance
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and density. The V irtex-E  FPG A s, delivering new  attributes that w ere only previously 
addressed by  A SIC solutions, are ideally  suited  fo r data com m unications applications.
The X ilinx Integrated Softw are E nvironm ent (ISE) 7 along with X ilinx Pow er 
(X Pow er) [62] is used for estim ating pow er. The X ilinx ISE  7 uses the steps show n in 
Figure 3.1 to  generate the files required for the X Pow er to com pute power.
NCD,,PCF
VCD
S y n th e s is
X P o w er
VHDL
d es ig n
entry
MAP
PAR
Timing
sim ulation
Figure 3.1 D esign Flow  in X Pow er
The first step is the V H D L design entry. D uring the design entry the codes 
im plem ented using V H D L are added to  the project created in the X ilinx Project 
N avigator. A fter design entry, the code is synthesized in the next step. D uring this step 
the V H D L program  is converted to a netlist file which is accepted as an input to the 
follow ing step. The synthesis is fo llow ed by  the M A P step, during w hich the design is fit
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into the available resources on the target device. An A SCII Physical Constraints File 
(PCF) is p roduced in M AP. The PC F  contains tim ing constraints that are used by X Pow er 
to identify  clock nets. It also provides tem perature and voltage inform ation if  these 
constraints have been set in the U ser Constraints F ile (UCF). A fter m apping, in the Place 
and R oute (PA R ) step, the design is placed and routed according to  the tim ing constraints. 
At the end, a physical design file called N ative C ircuit D escription file (NCD) that 
contains inform ation on an FPG A  is produced in the M A P and PA R steps.
T he tim ing sim ulations done in A ctive-H D L are verified using the w aveform  editor. 
The w aveform s are exported as V alue C hange D um p (V CD ) files.
In the last step, the X Pow er uses the files generated in the previous steps to estim ate 
pow er consum ed by error control codes. X Pow er calculates the pow er in the design by 
sum m ing up the pow er consum ed by each elem ent. The pow er consum ed by each
sw itching elem ent in the design is given by F q  3.8.
P = C * V ^ * F * F ,  (Fq. 3.8)
where P  represents the pow er in m W , C  represents the capacitance in Farads, V
represents the voltage in Volts, E  represents the sw itching activity (average num ber o f
transitions per clock cycle), F  represents the frequency in Hz.
T he capacitance is determ ined from  the N C D  file. The voltage is a fixed value for a 
specific device and it is set by default in the X Pow er interface. F  * F  gives the activity 
rate o f the signal in the design. T he activity  rate is defined as the rate at which a net or 
logic elem ent switches. For dynam ic pow er calculation activity  rates are expressed as a 
frequency, which is the m ost variable elem ent in F q  3.8. The activity rates are set in the 
V CD file generated from  the tim ing sim ulation in A ctive-H D L.
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3.5 Pow er Estim ation in ASIC D esign
A fter estim ating pow er in the FPG A  the codes are designed using A SIC and the 
pow er consum ption in these dedicated boards are studied. Synopsys’s D esign C om piler 
(DC) and D esign Vision are used in fo r this purpose [63]. D esign V ision is the G U I of 
D esign Com piler.
Com pile
Unlquify
A nalyze
E labora te
Figure 3.2 D esign F low  in the Design C om piler
To analyze pow er in ASIC, the codes are synthesized using the follow ing m ethod as 
shown in Figure 3.2. First the V H D L  design is analyzed to check if  it uses the 
synthesizable V H D L subset. Then the design is elaborated, where the design is built with 
generic and technology-independent com ponents like Gate, Flip Flops, M UX , etc. It is
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follow ed by unlquify. This step m akes copies o f the sub-design w henever it is referred in 
the upper level of the hierarchy, and optim izes each copy in a unique way according to 
the conditions and constraints. Then the last step o f synthesis is com piling, where the 
netw ork generic com ponents is translated  into a netlist o f  the target library. Com pilation 
can be constrained in term s o f pow er. A fter synthesis, the pow er report gives the pow er 
consum ed by the device.
3.6 Sum m ary
This chapter explains the m ethodology follow ed in estim ating the energy of the error 
control codes. Tools used in this w ork are also explained.
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C H A PTER 4
RESU LTS A N D D ISC U SSIO N  
T h is chapter is focused on the results obtained, w hich are plotted, tabulated and 
discussed. The perform ance o f the im plem ented code is evaluated  with the perform ance 
m etrics, BER and coding gain. As m entioned in C hapter 3, the energy consum ption o f 
these im plem ented codes is estim ated and tabulated  for both X ILIN X  FPG A and ASIC 
designs. The com plexity  involved in program m ing FPG A  for each o f the codes is also 
sum m arized.
4.1 C ode Perform ance
T he perform ance o f the codes im plem ented is m easured using  BER and coding gain 
as m etrics as explained in Section 3.3. As m entioned earlier, the theoretical expression 
for the BER o f B PSK  on A W G N  channel w hich is o therw ise referred  to as an uncoded 
channel is represented in Eq. 3.7. The BER o f uncoded channel is proportional to the 
energy per bit to noise ratio . H ence, to  com pare the perform ance of the coded
channel with the uncoded channel, it is convenient to relate the B E R  o f the coded channel 
with E^l N^. H ow ever we have to  solve the problem  o f com parability . Let, E , /  be the 
energy per sym bol to noise ratio  and E  = E h  be the
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code rate o f the encoder. For the uncoded channel, there is only one channel sym bol per 
bit, therefore w e have f =  E ^ /N ^ . How ever, coding introduces redundant bits such 
that fo r every block o f E in p u t bits the encoder generates n-output bits with n>k. Hence, 
for the coded channel,
E , /V „  = E ,/N „ + 1 0 1 o g ,o ( l /E )  (E q .4 .1 )
T he BER o f the uncoded channel vs. E^ / is plo tted  in the graph as the baseline.
The value o f E^ /  is usually m easured in dB and the BER is plotted as a logarithm ic
scale. Then by  using the steps discussed in Section 3.3, the BER o f coded channel is 
obtained through sim ulations and is p lotted in the sam e graph using the relation shown in 
Eq. 4.1. For every point on the uncoded channel curve, there is a corresponding point on 
the coded channel curve show ing the difference in perform ance. In m ost cases, the coded 
perform ance curve has less B ER  w hen com pared to the uncoded perform ance curve. The 
reduction in B ER  by using a coded channel is referred as coding gain.
As m entioned in C hapter 3, the linear, cyclic block codes like RS codes and BC H  
codes and convolutional codes w ith V iterbi decoding algorithm  are the only interests of 
this thesis. For this purpose, the BER perform ance o f these codes with different 
constraints are sim ulated and p lo tted  as follows.
4.1.1 B C H  Codes
Figures 4.1 and 4.2 show the perform ance o f b inary-B C H  codes com pared to the 
uncoded channel. As shown in Section 2.2, a (n, k, t) b inary-B C H  code can correct up to 
t-errors, where t is directly proportional to the num ber o f parity  bits {n-k). H ence the 
perform ance o f various b inary-B C H  codes is analyzed by varying n and k and their
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corresponding energy consum ption is m easured. For the purpose o f this thesis, « =  31 and 
n =  15 is chosen with k varying in {26, 21, 16, and 11}.
Figure 4.1 show s the perform ance curve o f binary-B C H  codes im plem ented by 
keeping n as 31 and varying k in {26, 21, 16, and 11}. It is clear from  Figure 4.1 that the 
BC H (31,11,5) code, w hich can correct up to  5 errors has the low est BER curve with the 
highest coding gain o f 5 dB and the low est code rate o f 0.355. W hile the B C H (31,26,1) 
code, which can correct up to 1 error has very m inim al coding gain w ith the h ighest code 
rate o f  0.839. The B C H (31,16,3) and B C H (31,21,2) has coding gain o f 4  dB and 2 dB 
and code rate o f 0.516 and 0.677 respectively.
E B N R  V s  B E R
E n e r g y  p e r  b it to  N o is e  R a tio
Figure 4.1 BER Perform ance o f (31,11,5), (31,16,3), (31,21,2) and (31,26,1) B inary- 
B C H  Codes
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Figure 4 .2  show s the perform ance curve o f b inary-B C H  codes im plem ented by fixing 
at 11 and by  varying n in {31, 15}. T he (15, 11, 1) code which can correct up to 1 error 
has very m inim al coding gain. T he coding gain o f (31, 11, 5) code is 5 dB.
It show s that w ith the num ber o f  parity  bits increasing, the error correcting capability  
of the b inary-B C H  code increases, resulting in low er BER. H ence, increasing n-k 
increases the coding gain but low ers the code rate R.
E B N R  V s  B E R
E n e r g y  p e r  b it t o  N o is e  R a tio
Figure 4.2 B E R  Perform ances o f (31,11,5) and (15,11,1) B inary-B C H  Codes. 
4.1.2 RS Codes
RS codes are linear cyclic b lock codes and are explained in Section 2.3. A RS (n, k, i) 
code can correct up to  t errors w hose error correcting capability  like BC H  depends on the
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num ber o f  parity  bits {n-k). Hence, to  understand the perform ance o f  these codes, various 
length RS codes are im plem ented and their corresponding pow er consum ption is 
m easured. In this thesis, n = 31 and n = 15 are chosen and k varying in {11, 15, 21, 25}.
F igures 4.3 and 4.4 clearly show  that the coding  gains o f RS codes are not the same 
for all the BER. They exhibit som ething o f a brick wall characteristic w ith the codes 
w ork poorly  at high BER but show a sudden transition  to extrem ely effective operation as 
the B ER  reduces. In other words, they  perform  worse than the uncoded channel for 
higher values o f BER and gives asym ptotically  high gain at low er values o f BER.
CD 1 0
m 10
u n c o d e d
Energy per bit to  No ise Ratio
Figure 4.3 BER Perform ance o f (31,11,10), (31,15,8), (31,21,5) and (31,25,3) RS 
Codes
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Figure 4.3 show s the perform ance curve o f RS codes im plem ented by  keeping n as 31 
and varying k in {25, 21, 15, 11}. From  Figure, we can see that using RS codes for BER 
o f 10 ' or h igher results in channel loss while using them  for BER lesser than lO ' results 
in extrem ely high gain. Because the RS codes correct sym bol errors, hence they are m ore 
suitable for applications with BER lesser than 10 \  For B ER  low er than 1 0 '\  the 
R S (31 ,11,10) code w hich can correct up to 10 symbol error has the low est BER curve 
with a coding gain o f approxim ately 6  dB and a m inim um  code rate o f 0.355. W hile the 
R S (31,25,3) code capable o f correcting 3 sym bol errors has the largest B ER  curve with a 
coding gain o f 2 dB and a m axim um  code rate o f 0.806. The RS (31,15,8) code and the 
RS (31,21,5) code have coding gain o f 4  dB and 3 dB and code rate o f 0.4838 and 0.677, 
respectively.
U n c o d e d
E n e r g y  P e r  Bit to  N o is e  R a tio
Figure 4 .4  BER Perform ance o f (31,11,10) and (15,11,2) RS Codes
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Figure 4.4 com pares the RS codes by fixing ^  as 11 and varying n in {15, 31}. It 
shows the sam e properties as F igure 4.3 which has BER o f  lO ' as the threshold. The 
perform ance o f RS codes im proves with the num ber o f parity  bits increasing only when 
the B ER  is less than threshold. F o r BER higher than 1 0 '\  all the RS codes im plem ented 
results in coding loss.
Figure 4.5 com pares the b inary-B C H  codes with the RS codes based on code rates. 
The binary-B C H  codes show a better perform ance at h igher BER than the RS codes. B ut 
for low er BER, the RS codes perform  better than the binary-B C H  codes. For exam ple, let 
us consider the BC H (31,16,3) and RS(31,15,8) with code rate  0.5. F o r BER greater than 
10^, the BCH  code perform s better than the RS code w hile for B ER  lesser than 10'^ the 
RS codes perform  better.
E B N R  V s  B E R
—   B C H (31 .26 .1)
U n co d ed
• • >  • R S p 1 ,2 5 ,3 )
♦  R S p 1 ,1 5 ,8 )
Energy per bit to Noise Ratio
Figure 4.5 Com parison o f RS and B C H  Codes
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4.1.3 C onvolutional Codes
C onvolutional codes works different from  the linear block codes as explained  in 
Section 2.4. Convolutional encoders {n, k, m) with V iterbi algorithm  for m axim um  
likelihood decoding are considered in this thesis. U nlike b lock codes, low B ER  and large 
coding gain in convolutional codes are achieved not by  increasing k and n but by 
increasing the m em ory order m. H ence to analyze the perform ance o f these codes, 
various convolutional codes of d ifferent m em ory order are im plem ented and their energy 
consum ption is m easured. In this thesis, sim ulation is done for convolutional encoders 
with fixed code rate R  = Vi and by varying m em ory order m  in {3, 4, 5, 6 }.
V,I (2 ,1 .5 )  
V it(2 .1 .6 )  
U n c o d e d
E n e r g y  p e r  Bil to  N o ise  R a tio
Figure 4.6 BER Perform ance fo r (2,1,3), (2,1,4), (2,1,5), and (2,1,6) Convolutional 
Codes
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Figure 4 .6  shows that the coding gain increases with the increased m em ory o rder m. 
The (2,1,3), (2,1,4), (2,1,5), and (2,1,6) codes approxim ately have a coding gain o f  1 dB, 
2 dB, 3 dB and 4 dB respectively. M oreover, at high BER the coding gain o f 
convolutional codes are larger than the b lock  codes. Thus convolutional codes are 
suitable for applications with larger BER. C onvolutional codes im plem ented using soft 
decision decoder results in 3dB better perform ance than those im plem ented using hard 
decision decoding but requires highly com plex hardw are [41].
V i i p . l  ,3)
V it ( 2 .1 ,4 )
• * ........  V i t ( 2 ,1 ,6 )
♦ ........  V it(2 ,1 ,B )
U n c o d e d
I  B C H ( 3 1 ,1 1 ,5 )
B C H ( 3 1 ,1 6 .3 )  
B C H p i , 2 1 . 2 )  
B  B C H C 3 1 ,2 B .1 )
1 2 4  5  6
E n e r g y  p e r  B it t o  N o i s e  R a t io
Figure 4.7 Com parison o f C onvolutional and B C H  Codes
Figure 4.7 com pares the binary-B C H  codes w ith the convolutional codes. The binary- 
BCH codes show a better overall perform ance than the convolutional codes. For code rate
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0.5, the V it(2 ,l,6 )  code which has the m axim um  coding gain o f all the im plem ented 
convolutional codes perform s better than the B C H (31,16,3) code; w hile other 
im plem ented convolutional codes perform  worse than the BC H (31,16,3).
4.2 Pow er Estim ation on FPG A
As m entioned in Chapter 3, the codes are im plem ented in F P G A ’s using X ilinx ISE 7 
and the pow er consum ption is m easured using X Pow er [62]. The com plexity  o f the 
FPG A im plem entation is m easured based on the am ount o f resources used. The device 
utilization sum m ary is given by the num ber o f slices used in im plem enting these codes in 
FPGA. There are totally 2352 slices available in X ilinx X C V 200E  FPG A  [62] Each 
CLBs contain tw o Slices and each CLB can com pute a logic function. The slice 
utilization o f each o f the codes obtained from  the synthesis report is tabulated in Table 
4.1.
From  Table 4.1, it can be inferred that the com plexity  o f the encoder and decoder 
circuitry o f B C H  codes and RS codes increases with the num ber o f parity bits {n-k) 
increasing. On the o ther hand, the com plexity  o f the convolutional encoder circuitry  and 
the Viterbi decoder circuitry  increases with m em ory order m increasing.
W e also plotted the com plexity  o f all the codes in F igure 4.8. It can be observed that 
the encoder circuit o f  the convolutional codes and the B C H  codes are less com plex than 
that o f RS codes. This is because the RS codes use non-binary  encoders. F o r decoder, the 
binary-BCH  codes have less com plex circuit than those o f the RS codes and the 
convolutional codes. M oreover, the com plexity o f  the Viterbi decoder circuitry  increases 
alarm ingly with the m em ory order m increasing, w hile the com plexity  o f the binary-BCH
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and RS decoders have a linear increase. C learly, the binary-BCH  codes have the least 
com plexity  and hence should consum e the least power.
Table 4.1 Slice utilization sum m ary
Codes Encoder Decoder
BCH (15,11,1) 7 13
B C H (31,26,1) 9 15
BC H (31,21,2) 1 2 32
BC H (31,16,3) 15 119
BC H (31,11,5) 18 169
RS(15,11,2) 24 445
RS(31,25,3) 40 783
RS(31,21,5) 50 1088
R S(31,15,8) 6 8 1190
RS(31,11,10) 90 1391
V it(2 ,l,3 ) 13 392
T/itC2,l,4) 14 768
V it(2 ,l,5 ) 15 1398
T/itC2 , l , 6 ) 16 2277
Complexity Plot
2500
u 2000
<0
"6 1500 -
1 1000 -
F3 500 -
z
0 -1
0  Encoder 
■ Decoder
C odes
Figure 4 .8  C om plexity  Plots
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Pow er estim ation o f all the codes from  X Pow er is tabulated in Table 4.2. It is shown 
that the encoding consum es less pow er w hen com pared to  the decoding for all three types 
o f  codes. It is clear that the pow er consum ption in b inary-B C H  and RS codes are directly 
proportional to the num ber o f parity  bits and that o f the convolutional code is 
proportional to the m em ory order m. The decoding o f RS codes and convolutional codes 
consum e significantly  larger am ount o f pow er com pared to  that o f the binary-B C H  codes. 
M oreover, the pow er consum ption o f convolutional codes grow s exponentially with the 
m em ory order m.
Table 4.2 E nergy A nalysis in FPG A  D esign
Codes Encoder(mW) D ecoder(m W )
Error
Control
BCH (15,11,1) 1.299 1.7663 3.0654
BC H (31,26,1) 0.5346 0.7765 1.3111
BC H (31,21,2) 0.7238 2.1571 2.8809
B C H (31,16,3) 1.1206 10.0756 11.1962
BC H (31,11,5) 1.7509 16.25 18.0009
RS(15,11,2) 1.99 15.5763 17.5663
RS(31,25,3) 1.164 20.4892 21.6532
R S(31,21,5) 1.3233 42.53 43.8533
R S(31,15,8) 1.586 81.0066 82.5926
R S(31,11,10) 2.0172 141.72 143.7372
T/itC2,l,3) 1.4937 44.8875 46.3812
T/itC2,l,4) 1.725 101.8037 103.5287
V it(2 ,l,5 ) 1.9425 189.2862 191.2287
T/itC2 , i , 6 ) 2.1375 386.2712 388.4087
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Figure 4.9 Pow er C onsum ption in FPG A  Design
The pow er consum ption for im plem entation o f different codes in FPG A  is p lotted in 
Figure 4.9. It can be show n that the pow er consum ed by  the decoder circuit is 
significantly higher than that consum ed by the encoder circuit o f all the codes. The 
binary-B C H  codes consum e less energy than the RS codes and convolutional codes. The 
pow er consum ed by V iterbi algorithm  for convolutional code increases exponentially 
w ith the m em ory order m increasing. The binary-B C H  codes consum e the least power.
4.3 Pow er Estim ation on A SIC D esign
Pow er in ASIC design is obtained as explained in Section 3.5. T he target library used 
is lsi_10k.db  [63]. This target library only gives the net sw itching pow er o f the 
im plem ented designs. T he internal pow er o f the design is not included in this com parison 
due to the unavailability o f the technology library.
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Table 4.3 gives a clear picture o f the pow er consum ed by  the encoder and decoder 
circuitry  o f the b inary-B C H  codes, RS codes and convolutional codes im plem ented in 
ASIC. The pow er consum ption o f binary-BCH  codes and the RS codes increases with the 
num ber of parity  bits {n-k) increasing. On the o ther hand, the pow er consum ption o f the 
convolutional encoder circuitry  and the V iterbi decoder circu itry  increases with m em ory 
order m increasing.
Table 4.3 Energy C onsum ption in A SIC  D esign
Codes Encoder(nW) Decoder(nW)
Error
Control
B C H (I5 ,I I ,I ) 1.3725 5.7295 7.1021
B C H (3 I,2 6 ,I) 1.1598 3.5673 4.7271
B C H (3 I,2 I,2 ) 1.909 6.4619 8.3709
B C H (3 I,I6 ,3 ) 3.12 21.9131 25.0331
B C H (3 I,I1 ,5 ) 5.554 45.0825 50.6365
R S (I5 ,I I ,2 ) 15.3709 109.0909 124.4618
RS(31,25,3) 8.4068 63.688 72.0948
R S (3I,21 ,5 ) 14.0452 86J809 100.8261
R S (3 I,I5 ,8 ) 28.2573 130.1933 158.4506
R S (3 I ,I I ,I 0 ) 71.2254 188.3363 259.5618
Vit(2,l,3) 12.7757 51.95 64.7257
Vit(2,l,4) 14.613 76.2112 90.8242
Vit(2,l,5) 15.8 132.775 148.575
Vit(2,l,6) 19.1723 282.675 301.8473
The pow er consum ption for different codes in A SIC is also p lotted in F igure 4.10. It 
can be inferred that the pow er consum ed by the decoder circuit is significantly higher 
than that consum ed by the encoder circuit o f all the codes. The binary-BCH  codes
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consum e less energy than  the RS codes and convolutional codes. It is evident that the 
pow er consum ed by V iterbi algorithm  for convolutional code increases exponentially  
with the m em ory order m increasing. As we expect, the binary-BCH  codes consum e the 
least power.
Though not shown in the thesis, we have conducted sim ulations o f part o f  codes using 
the TSM  0.18pm  technology [64]. In general, the internal pow er is 1.5 tim es larger than 
the sw itching power. Thus, the total pow er consum ed is in the order o f 2.5 tim es the 
tabulated results, which is less than the pow er consum ed on FPG A.
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Figure 4 .10 Pow er C onsum ption in ASIC Design
4.4 Pow er A nalysis fo r Sensor Nodes
From  the results it is very clear that the pow er consum ption in ASIC im plem entation 
design is very less com pared  to  that o f FPG A  im plem entation. The total pow er consum ed 
in the sensor node for com m unication with coded  channel is given by Eq. 4 .2  [5].
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E(t, ̂ ) = {E, (t, (i) + } + {E / t )  + E ^ ,^ } (Eq 4.2)
where,
Et is the energy used by the transm itter circuitry, w hich is given by  Ê ,̂  ̂*k  ;
Efi is the energy used by the receiver circuitry , w hich is given by  Ê ,̂  ̂* k ;
Eencode is the energy used to encode, w hich can be obtained from  the results in Section 4.3; 
Edecode is the energy used to decode, w hich can be obtained from  the results in Section 4.3.
For uncoded channel, the receiving pow er is sam e as that o f the coded channel, while 
the transm ission pow er is given by
where,
Eeiec is the energy consum ed by transm itter/ receiver electronics 
Eamp is the energy consum ed by the am plifier. 
k is the no. o f m essage bits. 
d  is the distance betw een the sensor nodes.
Figure 4.11 com pares the pow er consum ption o f the coded channel and uncoded 
channel with encoders/decoders im plem ented in ASIC . It can be inferred that the pow er 
consum ed by the binary-B C H  codes and RS codes for coded channel is less than that of 
the uncoded channel. W hile coded channel using convolutional encoder with Viterbi 
decoder consum es m ore pow er than that o f the uncoded channel. H ence it is clear that 
convolutional codes are not suitable for w ireless sensor netw orks.
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Figure 4.12 Pow er C onsum ption in Transceivers and Error C ontrol C ircuitry
Figure 4.12 clearly shows that the significant am ount o f pow er consum ed by the 
sensor node goes for error control if  convolutional codes are used w hile pow er consum ed
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by transceivers dom inate the total pow er consum ption if  b inary-B C H  codes or RS codes 
are used.
4.5 D iscussion
The follow ing inferences can be draw n from  the results obtained.
■ The binary-B C H  codes have the least com plexity when com pared to  the RS 
codes and the convolutional codes.
■ The binary-BCH  codes consum e less pow er com pared to  the o ther tw o types 
o f codes.
■ For channels w ith B ER  higher than 1 0 '\  the b inary-B C H  codes perform  better 
than the RS codes w hile for B ER  low er than lO ’ the RS codes are better. 
How ever, by reducing the code rate, an equivalent B E R  can be achieved by 
the binary-BCH  codes w hich consum e less pow er than the RS codes. For 
exam ple, from  F igure 4.5, the B C H  (31,11,5) and RS (31,15,8) codes perform  
the same when the Et/No is betw een 5 and 6 . W hile the B C H  (31,11,5) code 
consum es significantly less pow er w hen com pared to the RS (31,15,8) code.
■ The binary-BCH  codes are sim ple to im plem ent and achieves com parable 
BER perform ance. The energy per bit perform ance o f binary-B C H  codes is 
also better than the other kinds o f  codes. H ence it is best suitable for wireless 
sensor networks.
■ I t’s expected that im plem entation in ASIC design saves a lot o f pow er when 
com pared to the FPG A  design.
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CH A PTER 5 
CO N CLU SIO N S
This thesis is focused on the study o f energy-efficient error control schem e for 
w ireless sensor netw orks. In C hap ter 1, we first address the design factors o f w ireless 
sensor netw orks and point out energy  is the m ajor constrain t in w ireless sensor netw orks. 
W e then describe the im portance o f  error control and the need to im plem ent an energy- 
efficient error control schem e. In C hapter 2, we describe error control schem es with 
em phasis on B C H  codes, RS codes and convolutional codes and review  existing w ork on 
error control schem es for w ireless sensor netw orks. In C hapter 3, the approaches and 
m ethodology for evaluating erro r correction capability and pow er consum ption are 
described. In C hapter 4, we present and discuss the testing  results o f the three error 
control schem es in term s o f e rro r correction capability (in B ER  and coding gain) and 
pow er consum ption evaluated on FPG A  and ASIC.
The testing results show that the binary-B C H  codes consum e the least pow er with 
com parable coding gain, the R S codes consum e m ore pow er w ith poor coding gain for 
channels with high BER, w hile convolutional codes perform  well on high BER channels 
bu t have the energy consum ption increasing exponentially  w ith their m em ory order. The 
energy per bit perform ance o f b inary-B C H  codes is also better than the other kinds of 
codes. It is also expected that the A SIC  im plem entation o f these codes further reduces the 
pow er consum ption, which fits the needs for w ireless sensor netw orks.
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5.1 Future w ork
The pow er consum ption o f these codes on A SIC  with m ore advanced design libraries 
will be conducted. W e will also consider o ther coding schem es with sim ple encoding 
techniques that enable easy decoding. In addition, application-specific error control 
schem es w ill be devised and evaluated.
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